

U.S. Department of Commerce, Patent and Trademark Office					Atty Docket No.		Serial No.	
NOV 09 2004					M-15171 US		10/631,941	
INFORMATION DISCLOSURE STATEMENT BY APPLICANT					Applicant			
(Use several sheets if necessary)					Yi Ding			
					Filing Date		Group	
					July 30, 2003		2812	
U.S. Patent Documents								
*Examiner Initial		Document Number	Date	Name	Class	Subclass	Filing Date If Appropriate	
WLL	AA	6,265,739	Jul. 2001	Yaegashi et al.				
WLL	AB	6,747,310	Jun. 2004	Fan et al.				
WLL	AC	2003/0205776	Nov. 2003	Yaegashi et al.				
WLL	AD	6,468,865	Oct. 2002	Yang et al.				
WLL	AE	6,218,689	Apr. 2001	Chang et al.				
WLL	AF	6,214,669	Apr. 2001	Hisamune				
WLL	AG	6,162,682	Dec. 2000	Kleine				
WLL	AH	6,232,185	May-01	Wang				
WLL	AI	5,912,843	Jun. 1999	Jeng				
WLL	AJ	6,436,764	Aug. 2002	Hsieh				
WLL	AK	6,344,993	5 Feb. 2002	Harari et al.				
WLL	AL	5,668,757	Sept. 1997	Jeng				
WLL	AM	6,355,524	Mar. 2002	Tuan et al.				
WLL	AN	6,696,340	Feb. 2004	Furuhata				
WLL	AO	5,705,415	Jan. 1998	Orlowski et al.				
	AP							
	AQ							
	AR							
	AS							
	AT							
	AU							
	AV							
	AW							
	AX							
	AY							
	AZ							
Examiner		WLL/75M/1		Date Considered 5/26/05				
*EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609; Draw line through citation if not in conformance and not considered. Include copy of this form with your communication to applicant.								

U.S. Department of Commerce, Patent and Trademark Office					Atty Docket No.		Serial No.	
INFORMATION DISCLOSURE STATEMENT BY APPLICANT (Use several sheets if necessary)					M-15171 US		10/631,941	
					Applicant			
					Yi Ding			
Filing Date					Group			
July 30, 2003					Unassigned			


U.S. Patent Documents							
*Examiner Initial		Document Number	Date	Name	Class	Subclass	Filing Date If Appropriate
WLL	AA	6,420,231	16 Jul. 2002	Harari et al.			
WLL	AB	2003/0218908 A1	27 Nov. 2003	Park et al.			
WLL	AC	2004/0004863 A1	8 Jan. 2004	Wang			
	AD						
	AE						
	AF						
	AG						
	AH						

Foreign Patent Documents							Translation	
		Document	Date	Country	Class	Subclass	Yes	No
WLL	AI	EP 0 938 098 A2	25 Aug. 1999	Europe				
	AJ							
	AK							
	AL							

OTHER ART (Including Author, Title, Date, Pertinent Pages, Etc.)		
WLL	AM	United States Patent Application No. 10/798,475, entitled "Fabrication of Conductive Lines Interconnecting Conductive Gates in Nonvolatile Memories and Non-Volatile Memory Structures," Filed on March 10, 2004; Attorney Docket No. M-15296 US.
WLL	AN	United States Patent Application No. 10/797,972, entitled "Fabrication of Conductive Lines Interconnecting First Conductive Gates in Nonvolatile Memories Having Second Conductive Gates Provided By Conductive Gates Lines, Wherein The Adjacent Conductive Gate Lines For The Adjacent Columns Are Spaced From Each Other, And Non-Volatile Memory Structures," Filed on March 10, 2004; Attorney Docket No. M-15297 US.
	AO	
	AP	

Examiner	WLL	Date Considered	5/26/05
----------	-----	-----------------	---------

*EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609; Draw line through citation if not in conformance and not considered. Include copy of this form with your communication to applicant.

U.S. Department of Commerce, Patent and Trademark Office				Atty Docket No.	Serial No.		
				M-15171 US	10/631,941		
 INFORMATION DISCLOSURE STATEMENT BY APPLICANT (Use several sheets if necessary)				Applicant			
				Yi Ding			
				Filing Date	Group		
				July 30, 2003	Unassigned		
U.S. Patent Documents							
*Examiner Initial		Document Number	Date	Name	Class	Subclass	Filing Date If Appropriate
	AA						
	AB						
	AC						
	AD						
	AE						
	AF						
	AG						
	AH						
	AI						
	AJ						
	AK						
	AL						
	AM						
	AN						
	AO						
	AP						
	AQ						
OTHER ART (Including Author, Title, Date, Pertinent Pages, Etc.)							
WLL	AR	United States Patent Application No. 10/440,466, entitled "Fabrication Of Conductive Gates For Nonvolatile Memories From Layers With Protruding Portions," Filed on May 16, 2003; Attorney Docket No.: M-12979 US.					
WLL	AS	United States Patent Application No. 10/440,005, entitled "Fabrication of Dielectric On A Gate Surface To Insulate The Gate From Another Element Of An Integrated Circuit," Filed on May 16, 2003; Attorney Docket No.: M-15203 US.					
WLL	AT	United States Patent Application No. 10/440,508, entitled "Fabrication Of Gate Dielectric In Nonvolatile Memories Having Select, Floating And Control Gates," Filed on May 16, 2003; Attorney Docket No.: M-15204 US.					
WLL	AU	United States Patent Application No. 10/440,500, entitled "Integrated Circuits With Openings that Allow Electrical Contact To Conductive Features Having Self-Aligned Edges," Filed on May 16, 2003; Attorney Docket No.: M-15205 US.					
Examiner		Nath Z. [Signature]		Date Considered		5/26/05	
*EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609; Draw line through citation if not in conformance and not considered. Include copy of this form with your communication to applicant.							

U.S. Department of Commerce, Patent and Trademark Office		Atty Docket No.	Serial No.
		M-15171 US	10/631,941
INFORMATION DISCLOSURE STATEMENT BY APPLICANT		Applicant	
Use several sheets if necessary)		Yi Ding	
		Filing Date	Group
		July 30, 2003	Unassigned
OTHER ART (Including Author, Title, Date, Pertinent Pages, Etc.)			
WLL		United States Patent Application No. 10/393,212, entitled "Nonvolatile Memories And Methods Of Fabrication," Filed on March 19, 2003; Attorney Docket No.: M-12902 US.	
WLL	AW	United States Patent Application No. 10/411,813, entitled "Nonvolatile Memories With A Floating Gate Having An Upward Protrusion," Filed on April 10, 2003; Attorney Docket No.: M-12903 US.	
WLL	AX	United States Patent Application No. 10/393,202, entitled "Fabrication of Integrated Circuit Elements In Structures With Protruding Features," Filed on March 19, 2003; Attorney Docket No.: M-15151 US.	
WLL	AY	United States Patent Application No. 10/632,155, entitled "Nonvolatile Memory Cells With Buried Channel Transistors," Filed on July 30, 2003; Attorney Docket No.: M-15222 US.	
WLL	AZ	United States Patent Application No. 10/632,007, entitled "Arrays Of Nonvolatile Memory Cells Wherin Each Cell Has Two Conductive Floating Gates," Filed on July 30, 2003; Attorney Docket No.: M-15223 US.	
WLL	BA	United States Patent Application No. 10/631,452, entitled "Fabrication Of Dielectric For A Nonvolatile Memory Cell Having Multiple Floating Gates," Filed on July 30, 2003; Attorney Docket No.: M-15229 US.	
WLL	BB	United States Patent Application No. 10/632,154, entitled "Fabrication Of Gate Dielectric In Nonvolatile Memories In Which A Memory Cell Has Mutiple Floating Gates," Filed on July 30, 2003; Attorney Docket No.: M-15230 US.	
WLL	BC	United States Patent Application No. 10/631,552, entitled "Nonvolatile Memories And Methods Of Fabrication," Filed on July 30, 2003; Attorney Docket No.: M-12902-1P US.	
WLL	BD	United States Patent Application No. 10/632,186, entitled "Nonvolatile Memory Cell With Multiple Floating Gates Formed After The Select Gate And Having Upward Protrusions," Filed on July 30, 2003; Attorney Docket No.: M-15241 US.	
	BE		
	BF		
	BG		
	BH		
Examiner	Date Considered		
WLL	5/24/05		
*EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609; Draw line through citation if not in conformance and not considered. Include copy of this form with your communication to applicant.			

U.S. Department of Commerce, Patent and Trademark Office				Atty Docket No.		Serial No.	
				M-15171 US		Unassigned	
INFORMATION DISCLOSURE STATEMENT BY APPLICANT				Applicant(s)			
(Use several sheets if necessary)				Yi Ding			
				Filing Date		Group	
				Filed Herewith		Unassigned	
U.S. Patent Documents							
*Examiner Initial		Document Number	Date	Name	Class	Subclass	Filing Date If Appropriate
WLL	AA	5,402,371	28 Mar. 1995	Ono			
WLL	AB	5,856,943	5 Jan. 1999	Jenq			
WLL	AC	6,057,575	2 May 2000	Jenq			
WLL	AD	6,130,129	10 Oct. 2000	Chen			
WLL	AE	6,134,144	17 Oct. 2000	Lin et al.			
WLL	AF	6,171,909	9 Jan. 2001	Ding et al.			
WLL	AG	6,200,856	13 Mar. 2001	Chen			
WLL	AH	6,261,903	17 Jul. 2001	Chang et al.			
WLL	AI	6,326,661	4 Dec. 2001	Dormans et al.			
WLL	AJ	6,355,524	12 Mar. 2002	Tuan et al.			
WLL	AK	6,365,457	2 Apr. 2002	Choi			
OTHER ART (Including Author, Title, Date, Pertinent Pages, Etc.)							
WLL	AL	Shirota, Riichiro "A Review of 256Mbit NAND Flash Memories and NAND Flash Future Trend," February 2000, Nonvolatile Memory Workshop in Monterey, California, pages 22-31.					
WLL	AM	Naruke, K.; Yamada, S.; Obi, E.; Taguchi, S.; and Wada, M. "A New Flash-Erase EEPROM Cell with A Sidewall Select-Gate On Its Source Side," 1989 IEEE, pages 604-606.					
WLL	AN	Wu, A.T.; Chan T.Y.; Ko, P.K.; and Hu, C. "A Novel High-Speed, 5-Volt Programming EPROM Structure With Source-Side Injection," 1986 IEEE, 584-587.					
WLL	AO	Mizutani, Yoshihisa; and Makita, Koji "A New EPROM Cell With A Sidewall Floating Gate Fro High-Density and High Performance Device," 1985 IEEE, 635-638.					
WLL	AP	Ma, Y.; Pang, C.S.; Pathak, J.; Tsao, S.C.; Chang, C.F.; Yamauchi, Y.; Yoshimi, M. "A Novel High Density Contactless Flash Memory Array Using Split-Gate Source-Side-Injection Cell for 5V-Only Applications," 1994 Symposium on VLSI Technology Digest of Technical Papers, pages 49-50.					
WLL	AQ	Mih, Rebecca et al. "0.18um Modular Triple Self-Aligned Embedded Split-Gate Flash Memory," 2000 Symposium on VLSI Technology Digest of Technical Papers, pages 120-121.					
WLL	AR	Ma, Yale et al., "A Dual-Bit Split-Gate EEPROM (DSG) Cell in Contactless Array for Single Vcc High Density Flash Memories," 1994 IEEE, 3.5.1-3.5.4.					
Examiner <i>WLL</i>		Date Considered <i>5/24/08</i>					
*EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609; Draw line through citation if not in conformance and not considered. Include copy of this form with your communication to applicant.							

U.S. Department of Commerce, Patent and Trademark Office				Atty Docket No.		Serial No.	
				M-15171 US		Unassigned	
INFORMATION DISCLOSURE STATEMENT BY APPLICANT				Applicant(s)			
(Use several sheets if necessary)				Yi Ding			
				Filing Date		Group	
				Filed Herewith		Unassigned	
U.S. Patent Documents							
*Examiner Initial		Document Number	Date	Name	Class	Subclass	Filing Date If Appropriate
WLL	AS	6,437,360	20 Aug. 2002	Cho et al.			
WLL	AT	6,438,036	20 Aug. 2002	Seki et al.			
WLL	AU	6,486,023	26 Nov. 2002	Nagata			
WLL	AV	6,541,324	1 Apr. 2003	Wang			
WLL	AW	2002/0064071 A1	30 May 2002	Takahashi et al.			
WLL	AX	2002/0197888 A1	26 Dec. 2002	Huang et al.			
WLL	AY	6,266,278	24 Jul. 2001	Harari et al.			
WLL	AZ	5,901,084	4 May 1999	Ohnakado			
WLL	BA	6,518,618	11 Feb. 2003	Fazio et al.			
WLL	BB	6,541,829	1 Apr. 2003	Nishinohara et al.			
WLL	BC	6,414,872	2 Jul. 2002	Bergemont et al.			
OTHER ART (Including Author, Title, Date, Pertinent Pages, Etc.)							
WLL	BD	Spinelli, Alessandro S., "Quantum-Mechanical 2D Simulation of Surface-and Buried-Channel p-MOS," 2000 International Conference on Simulation of Semiconductor Processes and Devices: SISPAD 2000, Seattle, WA September 6-8, 2000					
WLL	BE	Kim, K.S. et al. "A Novel Dual String NOR (DuSnor) Memory Cell Technology Scalable to the 256 Mbit and 1 Gbit Flash Memories," 1995 IEEE 11.1.1-11.1.4					
WLL	BF	Bergemont, A. et al. "NOR Virtual Ground (NVG)- A New Scaling Concept for Very High Density FLASH EEPROM and its Implementation in a 0.5 um Process," 1993 IEEE 2.2.1-2.2.4					
WLL	BG	Van Duuren, Michiel et al., "Compact poly-CMP Embedded Flash Memory Cells For One or Two Bit Storage," Philips Research Leuven, Kapeldreef 75, B3001 Leuven, Belgium, pages 73-74.					
	BH						
	BI						
	BJ						
Examiner	WLL		Date Considered		5/26/05		
*EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609; Draw line through citation if not in conformance and not considered. Include copy of this form with your communication to applicant.							